OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [rtl/] [core] - Rev 32

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 i2c test case added dinesha 2701d 09h /oms8051mini/trunk/rtl/core
27 I2C master is integrated dinesha 2703d 06h /oms8051mini/trunk/rtl/core
25 8051 core reset active edge changed from high to low dinesha 2704d 10h /oms8051mini/trunk/rtl/core
19 Uart Message Handler added as register master dinesha 2719d 09h /oms8051mini/trunk/rtl/core
14 Tb Clean up dinesha 2728d 06h /oms8051mini/trunk/rtl/core
11 changed 32 bit to 8 bit register interface dinesha 2731d 05h /oms8051mini/trunk/rtl/core
10 EXTERNAL ROM option is removed dinesha 2732d 15h /oms8051mini/trunk/rtl/core
6 Uart Message Handler added into SVN and Uart fixs dinesha 2742d 09h /oms8051mini/trunk/rtl/core
2 Initial version;
1. Ported from turbo8051 core data base
1. Removed the GMAC related logic and verif componets
dinesha 2744d 06h /oms8051mini/trunk/rtl/core

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.