OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk] - Rev 19

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Uart Message Handler added as register master dinesha 2720d 14h /oms8051mini/trunk
18 External ROM Mode Clean-UP dinesha 2721d 18h /oms8051mini/trunk
17 50 unix help command added dinesha 2727d 21h /oms8051mini/trunk
16 .dat file is removed from svn dinesha 2728d 19h /oms8051mini/trunk
15 Clean up dinesha 2728d 19h /oms8051mini/trunk
14 Tb Clean up dinesha 2729d 12h /oms8051mini/trunk
13 Example added into svn dinesha 2729d 20h /oms8051mini/trunk
12 Help directory added dinesha 2729d 20h /oms8051mini/trunk
11 changed 32 bit to 8 bit register interface dinesha 2732d 11h /oms8051mini/trunk
10 EXTERNAL ROM option is removed dinesha 2733d 21h /oms8051mini/trunk
9 Modelsim golden log file dinesha 2743d 12h /oms8051mini/trunk
8 irun update for cadence flow dinesha 2743d 12h /oms8051mini/trunk
7 Uart test case cleanup dinesha 2743d 12h /oms8051mini/trunk
6 Uart Message Handler added into SVN and Uart fixs dinesha 2743d 15h /oms8051mini/trunk
5 Irun Rename dinesha 2744d 12h /oms8051mini/trunk
4 Irun update dinesha 2744d 12h /oms8051mini/trunk
3 GMAC related test cases are removed dinesha 2745d 12h /oms8051mini/trunk
2 Initial version;
1. Ported from turbo8051 core data base
1. Removed the GMAC related logic and verif componets
dinesha 2745d 12h /oms8051mini/trunk
1 The project and the structure was created root 2745d 17h /oms8051mini/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.