OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk] - Rev 60

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Bringing the main directory up to date with the github repository dgisselq 2627d 20h /openarty/trunk
59 Removed no-longer-used files. dgisselq 2627d 20h /openarty/trunk
58 Added the current sim sw back in within the sim subdirectory dgisselq 2627d 21h /openarty/trunk
57 Removed the remaining bench/cpp files.

These are moved to the sim/verilator directory.		 dgisselq 2627d 21h /openarty/trunk
56 Files moved to the new sim directory dgisselq 2627d 21h /openarty/trunk
55 Updated the documentation for 8-bit bytes. dgisselq 2627d 21h /openarty/trunk
54 Added in a working C-library for the ZipCPU.

Provides stdin/stdout support.		 dgisselq 2627d 21h /openarty/trunk
53 Removing the artyboard.h file from the dev directory. dgisselq 2627d 21h /openarty/trunk
52 Updated sw for the Arty. dgisselq 2627d 21h /openarty/trunk
51 Updated host software, following 8-bit byte updates. dgisselq 2627d 21h /openarty/trunk
50 Updated the CPU and distribution in general to handle 8-bit bytes. dgisselq 2627d 21h /openarty/trunk
49 Moved the location of the ZIPSYSTEM in memory, made the artyboard.h constants
more friendly and more complete, fixed two bugs in the CPU (jumps to breaks,
and s/w clearing of icache), added a NO_USERMODE option to the CPU, and more.
Rebuild any user programs before using this build.		 dgisselq 2752d 10h /openarty/trunk
48 Greatly expanded the specification, including how to's, getting started guide,
register definitions, etc.		 dgisselq 2754d 23h /openarty/trunk
47 Updated. dgisselq 2772d 14h /openarty/trunk
46 Sped the UART simulator back up to 1MBaud. dgisselq 2772d 14h /openarty/trunk
45 Updated the flash, and the flash test bench, for Quad I/O read commands. dgisselq 2772d 14h /openarty/trunk
44 Fixed the flash so that it now runs in 1) high speed (41MHz), and 2) that it
doesn't struggle to do read bursts. This should greatly speed up access time.		 dgisselq 2772d 14h /openarty/trunk
43 Cleaned up the CPU memory documentation. dgisselq 2772d 14h /openarty/trunk
42 Fixed up the CPU so that it passes a multiply test bench, in addition to the
CPU test.		 dgisselq 2772d 14h /openarty/trunk
41 Added the CPU test program to the Arty distribution. This works. dgisselq 2772d 14h /openarty/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.