OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3] - Rev 509

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4808d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4809d 20h /openrisc/trunk/or1ksim
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4851d 14h /openrisc/trunk/or1ksim
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4874d 22h /openrisc/trunk/or1ksim
472 Various changes which improve the quality of the tracing. jeremybennett 4893d 23h /openrisc/trunk/or1ksim
461 Updated to be much stricter about usage. jeremybennett 4901d 20h /openrisc/trunk/or1ksim
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4901d 21h /openrisc/trunk/or1ksim
458 or1ksim testsuite updates julius 4903d 02h /openrisc/trunk/or1ksim
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4911d 16h /openrisc/trunk/or1ksim
451 More tidying up. jeremybennett 4922d 12h /openrisc/trunk/or1ksim
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4922d 16h /openrisc/trunk/or1ksim
443 Work in progress on more efficient Ethernet. jeremybennett 4927d 20h /openrisc/trunk/or1ksim
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4928d 10h /openrisc/trunk/or1ksim
440 Updated documentation to describe new Ethernet usage. jeremybennett 4929d 12h /openrisc/trunk/or1ksim
437 Or1ksim - ethernet peripheral update, working much better. julius 4937d 07h /openrisc/trunk/or1ksim
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4938d 07h /openrisc/trunk/or1ksim
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4941d 13h /openrisc/trunk/or1ksim
433 New single program interrupt test programs. jeremybennett 4942d 15h /openrisc/trunk/or1ksim
432 Updates to handle interrupts correctly. jeremybennett 4942d 16h /openrisc/trunk/or1ksim
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4945d 13h /openrisc/trunk/or1ksim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.