OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [doc] - Rev 809

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
809 OR1200: Regenerate documentation.

Forgot newline in version history table, so last entry was missing.		 julius 4393d 17h /openrisc/trunk/or1200/doc
808 OR1200: Add DSX bit support to SR.

Updated documentation, revision is now 13.

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=85		 julius 4393d 17h /openrisc/trunk/or1200/doc
647 or1200: update documentation to go with recent rtl commits julius 4643d 21h /openrisc/trunk/or1200/doc
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4661d 20h /openrisc/trunk/or1200/doc
481 OR1200 Update. RTL and spec. julius 4887d 13h /openrisc/trunk/or1200/doc
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 4944d 00h /openrisc/trunk/or1200/doc
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.		 julius 4966d 02h /openrisc/trunk/or1200/doc
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.		 julius 5015d 22h /openrisc/trunk/or1200/doc
359 Removing duplicate OR1200 spec from docs/ path, original in or1200/doc should be used instead, also moving Japanese OR1200 spec to or1200/doc julius 5018d 05h /openrisc/trunk/or1200/doc
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5028d 17h /openrisc/trunk/or1200/doc
10 or1200 added from or1k subversion repository unneback 5491d 08h /openrisc/trunk/or1200/doc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.