OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [or32.c] - Rev 114

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5113d 03h /openrisc/trunk/or1ksim/cpu/or32/or32.c
104 Candidate release 0.4.0rc4 jeremybennett 5120d 10h /openrisc/trunk/or1ksim/cpu/or32/or32.c
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5494d 11h /openrisc/trunk/or1ksim/cpu/or32/or32.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.