OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSd/] [unitSdController/] [src/] [SdController-e.vhdl] - Rev 185

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
185 Restructuring as source repository: Moved sources out of src subdirectory. rkastl 4893d 14h /sdhc-sc-core/trunk/grpSd/unitSdController/src/SdController-e.vhdl
170 License rewritten to BSD rkastl 4896d 08h /SdController-e.vhdl
167 Read+Modify+Write works on HW

+ Fixed CRC status token (not mentioned in simplified spec)
+ Improved TestWbMaster to RMW		 rkastl 4896d 08h /SdController-e.vhdl
165 Only use synchronous high active reset in SDHC-SC-Core. rkastl 4896d 08h /SdController-e.vhdl
164 Headers updated (LGPL, consistent format) rkastl 4896d 08h /SdController-e.vhdl
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.		 rkastl 4896d 09h /SdController-e.vhdl
125 Write works in simulation rkastl 4896d 09h /SdController-e.vhdl
121 SdWbSlave inserted into SdTop. SdController does not use it yet. rkastl 4896d 12h /SdController-e.vhdl
111 Sclk moved to neg. edge -> setup and hold times for fast mode are easier
to reach. (only micro sd does not work in fast mode).		 rkastl 4896d 12h /SdController-e.vhdl
110 All except microsd work in highspeed mode. rkastl 4896d 12h /SdController-e.vhdl
109 Added a data ram. rkastl 4896d 12h /SdController-e.vhdl
108 Added a ram to the testbed rkastl 4896d 12h /SdController-e.vhdl
106 Fixes #29: All cards respond, but they do not all work. rkastl 4896d 12h /SdController-e.vhdl
105 Changing speed works! refs #33 rkastl 4896d 12h /SdController-e.vhdl
95 SdController: entity and architecture split, all outputs registered
SdCardModel: Delay between response and next command added
SdData: Busy checking

refs #33		 rkastl 4896d 12h /SdController-e.vhdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.