URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSd/] [unitSdData/] [src/] [SdData-Rtl-a.vhdl] - Rev 185

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
185	Restructuring as source repository: Moved sources out of src subdirectory.	rkastl	4899d 05h	/sdhc-sc-core/trunk/grpSd/unitSdData/src/SdData-Rtl-a.vhdl
170	License rewritten to BSD	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
167	Read+Modify+Write works on HW + Fixed CRC status token (not mentioned in simplified spec) + Improved TestWbMaster to RMW	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
165	Only use synchronous high active reset in SDHC-SC-Core.	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
164	Headers updated (LGPL, consistent format)	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
157	Verification: Testcase with Reads works but Verification not completly implemented.	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
150	Testbed: + Simulation made possible + Write works - Sometimes the alignment in the block is not right	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
147	Sd-Core: + Added checking of Busy signal after write	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
136	SDHC: - SdData refactored to use a single counter - TestWbMaster added to TbdSd (not functional yet)	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
134	SdData: Further refactoring.	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
133	SdData: Further refactoring	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
132	SdData: Refactoring, not done. Testbench works again, but does not really test anything.	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
126	Read and Write works in simulation, needs verification. Synthesis works the same like before.	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
124	Write: SdClk is disabled, if no data is available.	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
123	Write: Must be able to halt SdClk, rest is done.	rkastl	4901d 23h	/SdData-Rtl-a.vhdl
113	Read with single block works on cards, but not in simulation. SdData.sv sends data with one "XXXX" cycle right before the crc.	rkastl	4902d 03h	/SdData-Rtl-a.vhdl
111	Sclk moved to neg. edge -> setup and hold times for fast mode are easier to reach. (only micro sd does not work in fast mode).	rkastl	4902d 03h	/SdData-Rtl-a.vhdl
110	All except microsd work in highspeed mode.	rkastl	4902d 03h	/SdData-Rtl-a.vhdl
109	Added a data ram.	rkastl	4902d 03h	/SdData-Rtl-a.vhdl
105	Changing speed works! refs #33	rkastl	4902d 03h	/SdData-Rtl-a.vhdl

1 2 Next >

Show All

Browse

Tools

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSd/] [unitSdData/] [src/] [SdData-Rtl-a.vhdl] - Rev 185

Filtering Options