OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSd/] [unitTbdSd/] [Files.tcl] - Rev 185

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
185 Restructuring as source repository: Moved sources out of src subdirectory. rkastl 4893d 13h /sdhc-sc-core/trunk/grpSd/unitTbdSd/Files.tcl
184 Removed WbSlave shell (refs #69)
Moved verification sources to grpSdVerification (fixes #70)		 rkastl 4896d 07h /Files.tcl
182 Fixes #60.

Synchronization logic moved to its own unit.		 rkastl 4896d 07h /Files.tcl
181 Refs #60.

Fix synthesis with seperate WbClkDomain.		 rkastl 4896d 07h /Files.tcl
178 Fixed regression:
Testbenches did not support synchronous reset.		 rkastl 4896d 07h /Files.tcl
170 License rewritten to BSD rkastl 4896d 07h /Files.tcl
165 Only use synchronous high active reset in SDHC-SC-Core. rkastl 4896d 07h /Files.tcl
164 Headers updated (LGPL, consistent format) rkastl 4896d 07h /Files.tcl
150 Testbed:
+ Simulation made possible
+ Write works
- Sometimes the alignment in the block is not right		 rkastl 4896d 07h /Files.tcl
148 SdVerification:
+ CardModel: Execution thread which starts initialization and
then receives token and parses them.

TbdSd:
+ Added SdWbSdSynchronization.		 rkastl 4896d 07h /Files.tcl
144 Simulation files for tbTbdSd created.

tbTbdSd is not done and TestWbMaster seems to be lost.		 rkastl 4896d 07h /Files.tcl
136 SDHC:
- SdData refactored to use a single counter
- TestWbMaster added to TbdSd (not functional yet)		 rkastl 4896d 07h /Files.tcl
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.		 rkastl 4896d 07h /Files.tcl
122 SdController: Initial read support rkastl 4896d 11h /Files.tcl
109 Added a data ram. rkastl 4896d 11h /Files.tcl
108 Added a ram to the testbed rkastl 4896d 11h /Files.tcl
106 Fixes #29: All cards respond, but they do not all work. rkastl 4896d 11h /Files.tcl
94 CmdTimeout (8 Clocks) added, SdData inserted into top, refs #31 rkastl 4896d 11h /Files.tcl
85 Synthese: TbdSd refactored to enable sharing.
Sim: SdVerificationTestbench to new tcl script ported
SdController: TimeoutGenerator added, refs #27		 rkastl 4896d 11h /Files.tcl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.