OpenCores
URL https://opencores.org/ocsvn/simpcon/simpcon/trunk

Subversion Repositories simpcon

[/] [simpcon/] [trunk] - Rev 26

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 New directory structure. root 5569d 08h /simpcon/trunk
25 clearification of simple read timing martin 6051d 23h /trunk
24 remived JOP library references martin 6105d 23h /trunk
23 no message martin 6108d 01h /trunk
22 update with Austrochip paper content and VHDL file descriptions martin 6112d 14h /trunk
21 VHDL update martin 6112d 15h /trunk
20 VHDL update martin 6112d 17h /trunk
19 moved to JOP handbook martin 6112d 17h /trunk
18 update from JOP martin 6285d 16h /trunk
17 SimpCon - Wishbone bridge martin 6736d 00h /trunk
16 Minimum SimpCon IO example martin 6736d 00h /trunk
15 ISA bus example (used to connect the CS8900 Ethernet chip) martin 6736d 00h /trunk
14 renamed to scio_min.vhd martin 6736d 00h /trunk
13 no message martin 6745d 04h /trunk
12 more IO examples martin 6759d 03h /trunk
11 no message martin 6759d 03h /trunk
10 Removed Flash ports martin 6763d 19h /trunk
9 Generic decoding and data mux martin 6765d 05h /trunk
8 Test IO slave and simple IO top martin 6765d 07h /trunk
7 Changed signal names to use the names from the specification. martin 6766d 23h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.