OpenCores
URL https://opencores.org/ocsvn/y80e/y80e/trunk

Subversion Repositories y80e

[/] [y80e] - Rev 4

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
4 Added support for commonly used Z80 undocumented instructions

This instructions includes:
- operations with halfs of IX and IY registers
- undocumented shift instruction SLI (or SLL - Shift Left Logically)
Also added emulation of R register
bsa 4023d 20h /y80e
3 Complete Y80 implementation.

This version of CPU is described in book 'Microprocessor Design Using Verilog
HDL' by Monte Dalryple from Systemyde. control.v file completed by me and
author of CPU permits me to publish this project.
bsa 4023d 20h /y80e
2 Completed Y80 from Systemyde w/o anything else bsa 4023d 21h /y80e
1 The project and the structure was created root 4024d 09h /y80e

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.