OpenCores
URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 A demo of MAX+plus II .scf simulation file
The waveform shows how the MCU output 3, 2 and 1 to port B, port C and port D using different instructions.
yapzihe 8007d 21h /
22 hex2mif readme file yapzihe 8007d 21h /
21 hex2mif executable for windows yapzihe 8007d 21h /
20 a simple demo program that output 3, 2, 1 to port b, c and d with different way. yapzihe 8007d 21h /
19 1. Remove the use of frequency divider
2. Uses the same external interrupt pin and timer external clock source pin as AT90S1200
3. Adds some comments to each module instantation.
yapzihe 8009d 17h /
18 no message yapzihe 8016d 09h /
17 RISCMCU Slides Presentation (PDF, 112 KB) yapzihe 8022d 01h /
16 RISCMCU Thesis (PDF, 669 KB) yapzihe 8022d 01h /
15 rename file to RISCMCU_Thesis.pdf yapzihe 8022d 01h /
14 Thesis (PDF 668KB) yapzihe 8022d 13h /
13 removed old version yapzihe 8022d 13h /
12 RISCMCU THESIS (PDF, 668KB) yapzihe 8022d 14h /
11 My thesis for the RISCMCU project, in PDF yapzihe 8024d 18h /
10 hex2mif is used to convert HEX file to MIF format yapzihe 8024d 19h /
9 Real applications for testing the microcontroller yapzihe 8024d 19h /
8 move all the VHDL files to here from 'RISCMCU' directory yapzihe 8024d 19h /
7 move to 'vhdl' directory yapzihe 8024d 19h /
6 This commit was manufactured by cvs2svn to create tag 'arelease'. 8041d 12h /
5 no message yapzihe 8041d 12h /
4 I have rearranged some of the codes and added some comments to reflect more clearly what I write in my thesis. It is not tested with the FLEX10K. yapzihe 8041d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.