OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 242

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
242 BUG FIX:
The CPU was sometimes fetching a spurious opcode in the 1st cycle after a reset.
The cache now has a 'cache_ready' output which the CPU uses to know when NOT to update its IR.
ja_rd 4216d 17h /
241 Updated simulation and synthesis object code packages with latest build of 'hello' minidemo. ja_rd 4216d 18h /
240 Added a few comments and minor changes to the DE-1 top entity. ja_rd 4216d 18h /
239 Fixed simulation script: the test bench does not need to use the obj code package, all it needs is in the simulation parameters package, including the code. ja_rd 4216d 18h /
238 BUG FIX: C startup code that copied initialized data to data section was wrong when initialized data was not a multiple of 4 bytes. ja_rd 4216d 21h /
237 Fixed test bench to work with latest modifications of SoC ja_rd 4216d 22h /
236 Added macros to SoC header file for easy access to GPIO registers ja_rd 4217d 18h /
235 Fixed comments in cache module ja_rd 4217d 18h /
234 Added a few GPIO registers to the SoC, updated the DE-1 'top' file to drive the SD interface with the GPIO signals. ja_rd 4217d 18h /
233 Fixed top entity for De-1 demos: Bootstrap BRAM size is now taken from a constant in the obj code package. ja_rd 4236d 06h /
232 Fixed bug in object code package generation.
This bug was causing spurious behaviors in the Hello demo.
ja_rd 4236d 07h /
231 Updated file list ja_rd 4364d 22h /
230 Modelsim script updated to latest HW changes ja_rd 4364d 23h /
229 Code samples updated to use new VHDL config packages and new SoC (UART). ja_rd 4364d 23h /
228 SW simulator updated
Simulation of UART adapted to new hardware.
Added simulation of debug registers.
ja_rd 4364d 23h /
227 Removed modules no longer used:
code_rom_pkg replaced by new package in SoC directory.
RS232 sub-modules replaced by new UART
ja_rd 4364d 23h /
226 Updated demo and test bench to use new SoC entity. ja_rd 4364d 23h /
225 Added utility functions for the initialization of BRAM memories. ja_rd 4364d 23h /
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...
ja_rd 4364d 23h /
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4364d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.