OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 ndumitrache 1935d 16h /
12 ndumitrache 2275d 17h /
11 ndumitrache 2325d 22h /
10 Adlib/OPL3 for Nexys4 board ndumitrache 2611d 21h /
9 ndumitrache 2672d 15h /
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3677d 17h /
7 Disable interrupts in VESAMemControl callback ndumitrache 3801d 15h /
6 ndumitrache 3980d 22h /
5 updated Next186 CPU ndumitrache 3980d 22h /
4 fix BIOS int 1ah (Get system time) ndumitrache 4011d 22h /
3 ndumitrache 4015d 00h /
2 ndumitrache 4015d 00h /
1 The project and the structure was created root 4015d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.