OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] - Rev 649

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler		 filepang 4640d 13h /
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4643d 08h /
647 or1200: update documentation to go with recent rtl commits julius 4643d 09h /
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4646d 19h /
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4661d 08h /
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4661d 09h /
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4661d 09h /
642 or1200: add carry, overflow bits, and range exception julius 4661d 09h /
641 or1200: fix serial multiply/divide bug julius 4661d 09h /
640 or1200: add l.ext instructions, fix a MAC bug julius 4661d 10h /
639 or1200: or1200_dpram.v change task set_gpr to function julius 4661d 10h /
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4665d 01h /
637 porint parallel port(gpio) management task filepang 4667d 14h /
636 porting serial port management task, interrupt hander filepang 4667d 14h /
635 Patch for http://bugzilla.opencores.org/show_bug.cgi?id=69.

* config/or32/linux-elf.h <TARGET_OS_CPP_BUILTINS>: Defined, based
on LINUX_TARGET_OS_CPP_BUILTINS copied from linux.h.		 jeremybennett 4668d 17h /
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file		 stekern 4670d 01h /
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4670d 01h /
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4670d 01h /
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4670d 01h /
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4670d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.