URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] - Rev 28

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
28	Correcting bug in RioSwitch.vhd internal Wishbone interconnect. Modifying an existing test case in TestRioSwitch.vhd to provoke the error.	magro732	3561d 22h	/
27	Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled.	magro732	3563d 09h	/
26	Temporary checkin of parallelSymbols branch. It does not work yet.	magro732	3723d 21h	/
25	Correcting compiler errors in TestRioPcsUart.vhd	magro732	3730d 15h	/
24	Changing errornous use statement.	magro732	3730d 15h	/
23	Tagging alpha release 2.0.0.	magro732	3847d 09h	/
22	Tagging release 1.0.0.	magro732	3847d 09h	/
21	Branching of a single symbol version of the new RioSerial.	magro732	3847d 09h	/
20	Adding software C-stack and matching VHDL modules.	magro732	3912d 11h	/
19	Removing synthesis warnings.	magro732	3937d 11h	/
18	Making RioSerial entity the same as before+minor fixes.	magro732	3938d 09h	/
17	Removing latch and improving timing.	magro732	3939d 10h	/
16	Removed FIFO between RioSerial and PCS. Transmitter works without idle ticks. Internal symbol fifo increased. Changed readContentEnd_o timing.	magro732	3939d 10h	/
15	All testcases are ok. Still needs some tweeks though.	magro732	3943d 11h	/
14	Most issues solved, testbench issues remains.	magro732	3946d 10h	/
13	Timeouts are working.	magro732	3949d 11h	/
12	Backup of recent work, debugging new RioSerial.	magro732	3960d 10h	/
11	Receiver ready, transmitter is compiling.	magro732	3960d 11h	/
10	Branch to develop support for parallel symbols.	magro732	3960d 11h	/
9	Adding the recently written PCS code, which connects the RioSerial to the Virtex-6 GTX-Quad (4-Lane SerDes)	azdem	4001d 22h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories rio

[/] - Rev 28

Filtering Options