OpenCores
URL https://opencores.org/ocsvn/sxp/sxp/trunk

Subversion Repositories sxp

[/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 fixed neg edge event trigger samg 8230d 16h /
47 changed prefix from ~| to ! (same thing) samg 8230d 16h /
46 vcd dumpvar captures all levels samg 8233d 03h /
45 Fixed bug in 16 bit data swap instruction.
The instructions were making the regf status module look at reg 0
even though reg 0 didn't have anything to do with the purpose of
the instruction. Made reg b addr field mirror reg a field.
This error caused unecessary stalls.
Performance increase caused by calling instruction correctly and
not causing stalls from mal-formed instructions.
samg 8233d 03h /
44 - Removed #1 delay (was originally put in for debug)
- Stall signal forced low during pipeline flush.
(No effect on functionality but it is easier to look at
the waveforms during debug)
samg 8233d 03h /
43 integrated common rams into processor samg 8256d 21h /
42 minor header correction samg 8256d 22h /
41 common rams samg 8256d 22h /
40 added header and parameter restructure samg 8256d 22h /
39 added header and restructured parameters samg 8256d 22h /
38 minor header fix samg 8256d 22h /
37 added header and modified parameter structure samg 8256d 22h /
36 integrated common memories samg 8256d 22h /
35 integrated standard memories and added header samg 8256d 22h /
34 Used common header samg 8259d 02h /
33 SXP Documentation samg 8264d 07h /
32 timer controller for processor samg 8267d 16h /
31 testbench for timer controller samg 8267d 16h /
30 testbench for reg file samg 8267d 21h /
29 test code assembly samg 8267d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.