URL https://opencores.org/ocsvn/sxp/sxp/trunk

Subversion Repositories sxp

[/] - Rev 56

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
56	rewrite with one less interface signal and simplification of verilog code	samg	8211d 05h	/
55	simplified regf_status interface	samg	8211d 05h	/
54	fixed case statement, sensitivity list	samg	8213d 19h	/
53	comment spelling fix	samg	8213d 19h	/
52	minor expression rewrite in 4th stage	samg	8219d 05h	/
51	Rewrote verilog for write enable signals for different destinations in the last stage. The code is much easier to read and more liner to follow.	samg	8220d 03h	/
50	fixed sensitivity list error in last pipeline stage	samg	8220d 16h	/
49	changed run script name and added instructions	samg	8220d 16h	/
48	fixed neg edge event trigger	samg	8220d 16h	/
47	changed prefix from ~\| to ! (same thing)	samg	8220d 16h	/
46	vcd dumpvar captures all levels	samg	8223d 02h	/
45	Fixed bug in 16 bit data swap instruction. The instructions were making the regf status module look at reg 0 even though reg 0 didn't have anything to do with the purpose of the instruction. Made reg b addr field mirror reg a field. This error caused unecessary stalls. Performance increase caused by calling instruction correctly and not causing stalls from mal-formed instructions.	samg	8223d 02h	/
44	- Removed #1 delay (was originally put in for debug) - Stall signal forced low during pipeline flush. (No effect on functionality but it is easier to look at the waveforms during debug)	samg	8223d 02h	/
43	integrated common rams into processor	samg	8246d 21h	/
42	minor header correction	samg	8246d 21h	/
41	common rams	samg	8246d 21h	/
40	added header and parameter restructure	samg	8246d 21h	/
39	added header and restructured parameters	samg	8246d 21h	/
38	minor header fix	samg	8246d 21h	/
37	added header and modified parameter structure	samg	8246d 22h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories sxp

[/] - Rev 56

Filtering Options