OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 Whitespace according to Documentation/CodingStyle. AlbertVeli 5445d 12h /
70 tac2 5445d 12h /
69 Cosmetic changes to remove compiler warnings + whitespace. AlbertVeli 5445d 14h /
68 Fixed registers struct
Added memory barrier for I/O
tac2 5446d 02h /
67 According to documentation id should be set to -1 if there is only one device. AlbertVeli 5446d 13h /
66 IRQ and Tasklet functions added to handle command-sends requests.

ocores_set_ios now sets up the hardware.

Added nametaged IORESOURCE_IRQ in config to allow IRQ allocation by name.

SD controller register addresses updated to latest specification.
tac2 5446d 13h /
65 Skeleton of new driver. Doesn't actually talk to hardware yet. AlbertVeli 5450d 09h /
64 added .* files marcus.erlandsson 5450d 09h /
63 added arch/s390 marcus.erlandsson 5450d 10h /
62 added linux 2.6.24 marcus.erlandsson 5450d 10h /
61 sd-card linux driver dev. marcus.erlandsson 5450d 11h /
60 Bit of polish on main makefile and removed some unncessary library calls in software makefile julius 5491d 05h /
59 Adding sw support library uart files julius 5491d 08h /
58 Further documentation in the main makefile julius 5491d 08h /
57 A better explanation at top of main sim makefile julius 5492d 05h /
56 OR1k sim tests now implemented and working julius 5492d 06h /
55 Systemc vcd file name based on test name which is passed via command line when the executable is run julius 5492d 07h /
54 Added verilog UART decoder for event-driven sim tests (icarus, nc) - removed MAC tests from multiplier tests - not returning right results for some reason - should be looked at julius 5492d 09h /
53 verilator test loop in makefile - same results as icarus julius 5492d 22h /
52 Enabled own printf function using UART as output julius 5492d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.