OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 This is revision 1.4, revision 1.5 was put there by mistake. simons 7498d 08h /
91 Removed files due to new complete testbench. tadejm 7498d 23h /
90 Add Flextronics header avisha 7501d 06h /
89 adjusted comment + define dries 7581d 11h /
88 added clearing the receiver fifo statuses on resets gorban 7644d 00h /
87 This fixes errors in some cases when data is being read and put to the FIFO at the same time. Patch is submitted by Scott Furman. Update is very recommended. gorban 7674d 02h /
86 restored include for uart_defines.v in uart_test.v gorban 7944d 06h /
85 Updated documentation to include latest changes. gorban 7977d 22h /
84 The uart_defines.v file is included again in sources. gorban 7990d 21h /
83 Reverted to include uart_defines.v file in other files again. gorban 7990d 21h /
82 Updated to work with latest core. gorban 7997d 19h /
81 Added lastest additions. gorban 7997d 19h /
80 Remove uart_fifo.v because it is replaced by other 2 files. gorban 7997d 19h /
79 Bug Fixes:
* Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
Problem reported by Kenny.Tung.
* Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.

Improvements:
* Made FIFO's as general inferrable memory where possible.
So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
This saves about 1/3 of the Slice count and reduces P&R and synthesis times.

* Added optional baudrate output (baud_o).
This is identical to BAUDOUT* signal on 16550 chip.
It outputs 16xbit_clock_rate - the divided clock.
It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.		 gorban 7997d 19h /
78 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8151d 02h /
77 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 8151d 02h /
76 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 8151d 02h /
75 Endian define added. Big Byte Endian is selected by default. mohor 8151d 02h /
74 tf_overrun signal was disabled since it was not used gorban 8156d 03h /
73 major bug in 32-bit mode that prevented register access fixed. gorban 8163d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.