OpenCores
URL https://opencores.org/ocsvn/wb_z80/wb_z80/trunk

Subversion Repositories wb_z80

[/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 fixed bugs and augmented instruction test.
ex de hl bug fixed thanks Howard Harte
ret condition (ret not taken bug) thanks - Stephen Warren
bporcella 6087d 05h /
31 some fixes found in synthesis bporcella 7303d 05h /
30 test executes cleanly bporcella 7310d 11h /
29 logic movd to z80_sram.v bporcella 7310d 11h /
28 logic movd to z80_bist_logic.v bporcella 7310d 11h /
27 Instruction test (with interrupts) runs!!! bporcella 7310d 11h /
26 inst test got to the worked macro bporcella 7316d 23h /
25 instruction test getting to final stages bporcella 7319d 03h /
24 testbed built and verification in progress bporcella 7324d 08h /
23 testbed built and verification in progress bporcella 7324d 11h /
22 testbed files bporcella 7324d 11h /
21 build script bporcella 7324d 11h /
20 check in test files and assembler manual bporcella 7324d 11h /
19 chckin for ease of use bporcella 7324d 11h /
18 test lint on core bporcella 7340d 04h /
17 first core build bporcella 7340d 04h /
16 re-named bporcella 7340d 06h /
15 file not of general interest bporcella 7341d 11h /
14 first cut revision bporcella 7344d 01h /
13 real lint problems pretty much fixed -- need another look - but need to get on to other things first bporcella 7348d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.