OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Improvements for timing, adding alternate FIFO design using XIL define antanguay 4218d 07h /
20 Updates for Xilinx synthesis antanguay 4508d 02h /
19 Updates for 32/64 bit systems antanguay 4683d 03h /
18 Updates for linux 32-bit antanguay 4683d 23h /
17 Fixed deprecated SystemC warnings antanguay 4686d 07h /
16 Rename tb_xge_mac.v to sv extension to fix issue with newer Modelsim antanguay 4686d 14h /
15 Updated for Verilator 3.813 antanguay 4705d 14h /
14 Change interface to big endian, added serdes examples to testbench antanguay 5294d 08h /
13 Change interface to big endian, added serdes examples to testbench antanguay 5294d 09h /
12 Change interface to big endian, added serdes examples to testbench antanguay 5294d 09h /
11 Fixed clock crossing antanguay 5400d 07h /
10 Added details to spec antanguay 5498d 02h /
9 Added old uploaded documents to new repository. root 5572d 13h /
8 Added old uploaded documents to new repository. root 5572d 19h /
7 New directory structure. root 5572d 19h /
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 5849d 02h /
5 Fixed compilation antanguay 5855d 03h /
4 Created antanguay 5855d 05h /
3 This commit was manufactured by cvs2svn to create tag 'initial'. 5855d 06h /
2 Initial revision antanguay 5855d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.