OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [sim/] - Rev 162

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
162 initial inport. simont 7667d 08h /8051/trunk/sim/
161 fix file names. simont 7667d 08h /8051/trunk/sim/
159 initial inport. simont 7667d 08h /8051/trunk/sim/
154 File name fixed. simont 7668d 03h /8051/trunk/sim/
106 generic_dpram used simont 7731d 03h /8051/trunk/sim/
101 initial inport simont 7731d 07h /8051/trunk/sim/
100 use \ simont 7731d 08h /8051/trunk/sim/
99 change directory structure simont 7731d 08h /8051/trunk/sim/
98 move to rtl/verilog simont 7731d 08h /8051/trunk/sim/
85 prepare bugs simont 7802d 06h /8051/trunk/sim/
83 replace some modules simont 7810d 05h /8051/trunk/sim/
82 replace some modules simont 7810d 05h /8051/trunk/sim/
69 add parameters simont 7891d 06h /8051/trunk/sim/
66 added xrom_test simont 7892d 02h /8051/trunk/sim/
65 add oc8051_icache and oc8051_cache_ram simont 7892d 02h /8051/trunk/sim/
64 signal es_int=1'b0 simont 7892d 02h /8051/trunk/sim/
63 initial import simont 7892d 02h /8051/trunk/sim/
58 add external rom testing simont 7898d 00h /8051/trunk/sim/
57 add module oc8051_xrom simont 7898d 00h /8051/trunk/sim/
56 initial CVS input simont 7898d 00h /8051/trunk/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.