OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [doc/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.		 csantifort 4765d 09h /amber/trunk/doc/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4768d 09h /amber/trunk/doc/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts		 csantifort 4769d 17h /amber/trunk/doc/
26 Added wish list csantifort 4825d 18h /amber/trunk/doc/
24 Added instructions how to build Linux kernel from source files csantifort 4829d 15h /amber/trunk/doc/
20 Added feature to A25 core to directly use a read value from the write back stage
to reduce the stall to 1 cycle when there is a register conflict with the
following instruction. This increases performance by about 3%.		 csantifort 4854d 16h /amber/trunk/doc/
18 Added list of source files and diagram for Amber25 core. csantifort 4857d 15h /amber/trunk/doc/
15 Copied amber to amber23, Many system changes to support new amber25 core. csantifort 4861d 05h /amber/trunk/doc/
11 Added vmlinux test. csantifort 4877d 17h /amber/trunk/doc/
7 Added instructions to use Veritak simulator.
Removed some unused functions from memory_configuration.v.		 csantifort 4887d 11h /amber/trunk/doc/
4 Corrected a couple of minor typos csantifort 4891d 11h /amber/trunk/doc/
3 Added trunk to $AMBER_BASE path csantifort 4891d 14h /amber/trunk/doc/
2 Baseline release of the Amber 2 core csantifort 4891d 15h /amber/trunk/doc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.