OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [amber23/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 Original Amber 23 core uses asyncronous implementation of register bank.
It leads to some problems with ram-based implementation of the register bank,
because at least Altera FPGAs uses syncronous ram blocks, so the whole address
needs to be latched.

The patch exposes non-registered versions of register select signals to the
register bank, so the bank can build address and latch it in the syncronous
ram input register.

The patch is a pre-requisite for ram-based register bank implementation on Altera FPGA.

Contributed by Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>		 csantifort 4060d 06h /amber/trunk/hw/vlog/amber23/
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.		 csantifort 4060d 12h /amber/trunk/hw/vlog/amber23/
58 Use TB.clk_count for the decompiler messages and removed the local counter csantifort 4635d 03h /amber/trunk/hw/vlog/amber23/
54 Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately
after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers
was selected for writing to for 1 clock cycle.		 csantifort 4652d 03h /amber/trunk/hw/vlog/amber23/
53 Cleaned up Amber Verilog, removing unused signals. csantifort 4667d 01h /amber/trunk/hw/vlog/amber23/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.		 csantifort 4740d 03h /amber/trunk/hw/vlog/amber23/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4757d 23h /amber/trunk/hw/vlog/amber23/
15 Copied amber to amber23, Many system changes to support new amber25 core. csantifort 4859d 19h /amber/trunk/hw/vlog/amber23/
2 Baseline release of the Amber 2 core csantifort 4890d 05h /amber/trunk/hw/vlog/amber/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.