URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [system/] - Rev 89

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
84	Fixed some typos - no functional change	csantifort	3353d 07h	/amber/trunk/hw/vlog/system/
82	Fixed overflag bug, ldmia user regs bug and status_bits_mode set on non-ececuting command bug	csantifort	3366d 19h	/amber/trunk/hw/vlog/system/
78	Added a serial debug port (using UART0) to boot-loader-ethmac	csantifort	4045d 06h	/amber/trunk/hw/vlog/system/
64	Support latest Xilinx ISE 14.5 software.	csantifort	4053d 03h	/amber/trunk/hw/vlog/system/
63	Add support for Xilinx ISim Verilog simulator. Remove Virtex-6 files.	csantifort	4053d 07h	/amber/trunk/hw/vlog/system/
61	Add new netowkr based boot loader. Remove support for Virtex. Spartan 6 only now.	csantifort	4340d 02h	/amber/trunk/hw/vlog/system/
57	Add some debug messages	csantifort	4627d 23h	/amber/trunk/hw/vlog/system/
47	Changed V6 VCo from 1000Mhz to 1200 MHz	csantifort	4725d 00h	/amber/trunk/hw/vlog/system/
43	Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test. Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.	csantifort	4732d 22h	/amber/trunk/hw/vlog/system/
40	Added wishbone bus jitter testing option. Cleaned up waveform log .do files, now seperate files for a23 and a25 cores. Added vmlinux executable elf file for running on hardware.	csantifort	4756d 20h	/amber/trunk/hw/vlog/system/
38	support 128-bit wishbone now used for a25 core	csantifort	4758d 21h	/amber/trunk/hw/vlog/system/
36	Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus	csantifort	4759d 20h	/amber/trunk/hw/vlog/system/
35	Amber25 improvements: Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times Use a fast barrel shifter for shifts between 0 and 4 to improve timing Use a 2 cycle full barrel shifter for complex shifts	csantifort	4761d 03h	/amber/trunk/hw/vlog/system/
32	Added clock cycle counting register to test_module to support dhrystone performance measurement	csantifort	4763d 20h	/amber/trunk/hw/vlog/system/
27	Got working with cadence nc simulator	csantifort	4812d 04h	/amber/trunk/hw/vlog/system/
17	amber25 core bug fix. The return address for irq interrupts was off by 4 bytes when the interrupt occurred during a stm instruction with the following instruction having some register conflicts. Added test irq_stm to catch the bug. Cleaned up some header descriptions	csantifort	4850d 01h	/amber/trunk/hw/vlog/system/
15	Copied amber to amber23, Many system changes to support new amber25 core.	csantifort	4852d 15h	/amber/trunk/hw/vlog/system/
14	Re-wrote the behavioral clock generation code to more accurately calculate the sys_clk frequency. The previous version was not producing the correct frequency at higher frequenies due to rounding errors.	csantifort	4854d 03h	/amber/trunk/hw/vlog/system/
13	Bug fix - added an extra state to the rx state machine to properly align reading the uart input to the middle of each bit.	csantifort	4854d 03h	/amber/trunk/hw/vlog/system/
11	Added vmlinux test.	csantifort	4869d 03h	/amber/trunk/hw/vlog/system/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [system/] - Rev 89

Filtering Options