OpenCores
URL https://opencores.org/ocsvn/axi4_tlm_bfm/axi4_tlm_bfm/trunk

Subversion Repositories axi4_tlm_bfm

[/] [axi4_tlm_bfm/] [trunk/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Updated simulation sources to reflect changes made for synthesis. daniel.kho 3785d 12h /axi4_tlm_bfm/trunk/
23 Added top-level user example used in technical paper. daniel.kho 3793d 05h /axi4_tlm_bfm/trunk/
22 Added pin assignments for BeMicro kit. Added demo top-level used in technical paper. daniel.kho 3793d 05h /axi4_tlm_bfm/trunk/
21 Added synthesis files for Vivado. The RTL have not yet been updated with the latest changes available in the Quartus version. daniel.kho 3796d 08h /axi4_tlm_bfm/trunk/
20 Updated simulation scripts. daniel.kho 3796d 08h /axi4_tlm_bfm/trunk/
19 Updated synthesis constraints and scripts. daniel.kho 3796d 08h /axi4_tlm_bfm/trunk/
18 Added hardware PRBS generator, modularised top-level by having separate file as the tester. daniel.kho 3796d 08h /axi4_tlm_bfm/trunk/
17 Added more pipelining, enhancements. Tested on BeMicro kit. daniel.kho 3796d 08h /axi4_tlm_bfm/trunk/
16 Moved transaction counter from BFM to user. This gives the user more control over the number of transactions. The BFM now treats this as an input. daniel.kho 3899d 04h /axi4_tlm_bfm/trunk/
15 [minor]: cleaned up sources. daniel.kho 3901d 11h /axi4_tlm_bfm/trunk/
14 Added simple reset logic and verified on hardware. Added PLL to supply test clock to SignalTap. daniel.kho 3910d 01h /axi4_tlm_bfm/trunk/
13 Fixed one-cycle extra read issue, occurring during fast read. Verified on hardware as well. daniel.kho 3910d 06h /axi4_tlm_bfm/trunk/
12 Used generic package instead of using tauhop.tlm (abstract package) directly, and updated corresponding context paths. Simulated fine with ModelSim 10.1b. [previous]: Previous update included synthesis fixes ported from simulation sources. daniel.kho 3919d 10h /axi4_tlm_bfm/trunk/
11 Synthesised design with bugfixes discovered during simulation. Basically, these bugfixes just checks the design's behaviour against the AXI spec, and make sure the assumptions match. daniel.kho 3921d 04h /axi4_tlm_bfm/trunk/
10 Written a few more directed testcases (in user.vhdl), and fixed several bugs. TODO move the testcases to the stimuli folder. daniel.kho 3925d 05h /axi4_tlm_bfm/trunk/
9 Added synthesis files. Design debugged and synthesised with Quartus. Added synthesis script, and included OS-VVM simulation packages. daniel.kho 3928d 01h /axi4_tlm_bfm/trunk/
8 [minor]: removed writeStream(). The write() procedure can be used for both stream and non-stream interfaces. For stream interfaces, just map the address argument to don't-cares. Made several other minor enhancements, simplifications. daniel.kho 4028d 06h /axi4_tlm_bfm/trunk/
7 [minor]: renamed axi4-stream-bfm.vhdl to axi4-stream-bfm-master.vhdl so as to allow a future implementation of the AXI4-Stream slave / receiver. Changed simulation script to start GUI simulation only when there are no errors (previously, it brings up the GUI even when there are compilation errors). daniel.kho 4032d 01h /axi4_tlm_bfm/trunk/
6 [minor]: expanded some waveforms and show random stimulus from simulation script. daniel.kho 4032d 06h /axi4_tlm_bfm/trunk/
5 [minor]: refactored type names to use the convention 't_*' for more clarity. AXI4-Stream signal names also starts with a 't'. daniel.kho 4032d 10h /axi4_tlm_bfm/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.