URL https://opencores.org/ocsvn/c16/c16/trunk

Subversion Repositories c16

[/] [c16/] [tags/] [Rev_XLNX_5/] - Rev 26

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
26	New directory structure.	root	5564d 15h	/c16/tags/Rev_XLNX_5/
20	This commit was manufactured by cvs2svn to create tag 'Rev_XLNX_5'.		7119d 22h	/tags/Rev_XLNX_5/
19	FPGA Pin desription added.	jsauermann	7119d 22h	/trunk/
18	Assert ENABLE_INT and DISABLE_INT only in M1. Thanks to Riccardo Cerulli-Irelly. Requires a fix in rtos.c as well	jsauermann	7420d 21h	/trunk/
17	Assert ENABLE_INT and DISABLE_INT only in M1. Thanks to Riccardo Cerulli-Irelly. Requires a fix in rtos.c as well	jsauermann	7420d 21h	/trunk/
16	Enable interrupts at start of each task. This fix is required after a change in opcode_decoder.vhd.	jsauermann	7420d 21h	/trunk/
15	sample ucf file	jsauermann	7460d 00h	/trunk/
14	no message	jsauermann	7468d 01h	/trunk/
13	bug in print_unsigned() fixed. Now done as in rtos.c	jsauermann	7510d 18h	/trunk/
12	Todo removed	jsauermann	7539d 16h	/trunk/
11	First Version	jsauermann	7539d 16h	/trunk/
10	Set top of stack of idle task to end of internal memory rather than end of external memory (causing incorrect display of 100 % CPU load).	jsauermann	7539d 18h	/trunk/
9	Made cpu_engine WISHBONE compliant. (Somebody please validate it).	jsauermann	7539d 18h	/trunk/
8	Initialization of compound auto variables added (was TODO)	jsauermann	7546d 21h	/trunk/
7	Handle auto variable declarations in compound statements properly	jsauermann	7547d 20h	/trunk/
6	New Target polled for testing compiler without the need to simulate interrupts	jsauermann	7547d 20h	/trunk/
5	Initial version	jsauermann	7548d 18h	/trunk/
4	Documentation finalized	jsauermann	7548d 21h	/trunk/
2	no message	jsauermann	7551d 17h	/trunk/
1	Standard project directories initialized by cvs2svn.		7551d 17h	/trunk/

Browse

Tools

Subversion Repositories c16

[/] [c16/] [tags/] [Rev_XLNX_5/] - Rev 26

Filtering Options