OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 353

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Inherit fixes for bit width of constants from ORPSoC olof 4701d 01h /ethmac/trunk/rtl/verilog/
352 Removed delayed assignments from rtl code olof 4705d 07h /ethmac/trunk/rtl/verilog/
351 Turn defines into parameters in eth_cop olof 4713d 20h /ethmac/trunk/rtl/verilog/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4713d 21h /ethmac/trunk/rtl/verilog/
349 Make all parameters configurable from top level olof 4714d 22h /ethmac/trunk/rtl/verilog/
346 Updated project location olof 4715d 23h /ethmac/trunk/rtl/verilog/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4725d 23h /ethmac/trunk/rtl/verilog/
338 root 5520d 02h /ethmac/trunk/rtl/verilog/
335 New directory structure. root 5577d 07h /ethmac/trunk/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 7025d 21h /ethmac/trunk/rtl/verilog/
332 Case statement improved for synthesys. igorm 7039d 02h /ethmac/trunk/rtl/verilog/
330 Warning fixes. igorm 7054d 04h /ethmac/trunk/rtl/verilog/
329 Defer indication fixed. igorm 7054d 05h /ethmac/trunk/rtl/verilog/
328 Delayed CRC fixed. igorm 7054d 06h /ethmac/trunk/rtl/verilog/
327 Defer indication fixed. igorm 7054d 06h /ethmac/trunk/rtl/verilog/
326 Delayed CRC fixed. igorm 7054d 06h /ethmac/trunk/rtl/verilog/
325 Defer indication fixed. igorm 7054d 06h /ethmac/trunk/rtl/verilog/
323 Accidently deleted line put back. igorm 7351d 06h /ethmac/trunk/rtl/verilog/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7355d 02h /ethmac/trunk/rtl/verilog/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7355d 05h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.