OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 4695d 09h /ethmac/trunk/rtl/verilog/
359 Verilator linting fixes olof 4697d 11h /ethmac/trunk/rtl/verilog/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4699d 01h /ethmac/trunk/rtl/verilog/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4699d 01h /ethmac/trunk/rtl/verilog/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4699d 03h /ethmac/trunk/rtl/verilog/
355 Import Julius Baxter's verilator hints from ORPSoC olof 4699d 04h /ethmac/trunk/rtl/verilog/
354 Whitespace cleanup olof 4699d 04h /ethmac/trunk/rtl/verilog/
353 Inherit fixes for bit width of constants from ORPSoC olof 4701d 06h /ethmac/trunk/rtl/verilog/
352 Removed delayed assignments from rtl code olof 4705d 12h /ethmac/trunk/rtl/verilog/
351 Turn defines into parameters in eth_cop olof 4714d 01h /ethmac/trunk/rtl/verilog/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4714d 02h /ethmac/trunk/rtl/verilog/
349 Make all parameters configurable from top level olof 4715d 03h /ethmac/trunk/rtl/verilog/
346 Updated project location olof 4716d 04h /ethmac/trunk/rtl/verilog/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4726d 04h /ethmac/trunk/rtl/verilog/
338 root 5520d 07h /ethmac/trunk/rtl/verilog/
335 New directory structure. root 5577d 12h /ethmac/trunk/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 7026d 02h /ethmac/trunk/rtl/verilog/
332 Case statement improved for synthesys. igorm 7039d 07h /ethmac/trunk/rtl/verilog/
330 Warning fixes. igorm 7054d 09h /ethmac/trunk/rtl/verilog/
329 Defer indication fixed. igorm 7054d 10h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.