OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] - Rev 9

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
9 ndumitrache 2666d 00h /next186_soc_pc/
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3671d 01h /next186_soc_pc/
7 Disable interrupts in VESAMemControl callback ndumitrache 3795d 00h /next186_soc_pc/
6 ndumitrache 3974d 06h /next186_soc_pc/
5 updated Next186 CPU ndumitrache 3974d 06h /next186_soc_pc/
4 fix BIOS int 1ah (Get system time) ndumitrache 4005d 06h /next186_soc_pc/
3 ndumitrache 4008d 08h /next186_soc_pc/
2 ndumitrache 4008d 08h /next186_soc_pc/
1 The project and the structure was created root 4009d 01h /next186_soc_pc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.