OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [rtl/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 i2c test case added dinesha 2712d 03h /oms8051mini/trunk/rtl/
28 i2c master is added dinesha 2713d 10h /oms8051mini/trunk/rtl/
27 I2C master is integrated dinesha 2714d 00h /oms8051mini/trunk/rtl/
26 8051 pc_next logic is added dinesha 2714d 07h /oms8051mini/trunk/rtl/
25 8051 core reset active edge changed from high to low dinesha 2715d 04h /oms8051mini/trunk/rtl/
20 RTL cleanup dinesha 2724d 00h /oms8051mini/trunk/rtl/
19 Uart Message Handler added as register master dinesha 2730d 02h /oms8051mini/trunk/rtl/
18 External ROM Mode Clean-UP dinesha 2731d 06h /oms8051mini/trunk/rtl/
14 Tb Clean up dinesha 2739d 00h /oms8051mini/trunk/rtl/
11 changed 32 bit to 8 bit register interface dinesha 2741d 23h /oms8051mini/trunk/rtl/
10 EXTERNAL ROM option is removed dinesha 2743d 09h /oms8051mini/trunk/rtl/
7 Uart test case cleanup dinesha 2753d 00h /oms8051mini/trunk/rtl/
6 Uart Message Handler added into SVN and Uart fixs dinesha 2753d 03h /oms8051mini/trunk/rtl/
2 Initial version;
1. Ported from turbo8051 core data base
1. Removed the GMAC related logic and verif componets
dinesha 2755d 00h /oms8051mini/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.