OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] [run/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 i2c master test cased added dinesha 2703d 07h /oms8051mini/trunk/verif/run/
27 I2C master is integrated dinesha 2704d 05h /oms8051mini/trunk/verif/run/
25 8051 core reset active edge changed from high to low dinesha 2705d 08h /oms8051mini/trunk/verif/run/
22 New C Model added dinesha 2707d 02h /oms8051mini/trunk/verif/run/
19 Uart Message Handler added as register master dinesha 2720d 07h /oms8051mini/trunk/verif/run/
16 .dat file is removed from svn dinesha 2728d 12h /oms8051mini/trunk/verif/run/
15 Clean up dinesha 2728d 12h /oms8051mini/trunk/verif/run/
14 Tb Clean up dinesha 2729d 04h /oms8051mini/trunk/verif/run/
11 changed 32 bit to 8 bit register interface dinesha 2732d 04h /oms8051mini/trunk/verif/run/
10 EXTERNAL ROM option is removed dinesha 2733d 13h /oms8051mini/trunk/verif/run/
8 irun update for cadence flow dinesha 2743d 05h /oms8051mini/trunk/verif/run/
7 Uart test case cleanup dinesha 2743d 05h /oms8051mini/trunk/verif/run/
5 Irun Rename dinesha 2744d 05h /oms8051mini/trunk/verif/run/
4 Irun update dinesha 2744d 05h /oms8051mini/trunk/verif/run/
2 Initial version;
1. Ported from turbo8051 core data base
1. Removed the GMAC related logic and verif componets
dinesha 2745d 05h /oms8051mini/trunk/verif/run/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.