OpenCores
URL https://opencores.org/ocsvn/open_hitter/open_hitter/trunk

Subversion Repositories open_hitter

[/] [open_hitter/] [trunk/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 search_control_sim prepped stvhawes 3268d 13h /open_hitter/trunk/
19 search_control is up for simulation (ghdl) - tidied extra testbenches stvhawes 3275d 13h /open_hitter/trunk/
18 search_control is up for simulation (ghdl) stvhawes 3275d 13h /open_hitter/trunk/
17 persistent bug: search_control_wrapper.vhd:230:21:@36us:(assertion error): search_control_wrapper: test: 3 bad id stvhawes 3280d 23h /open_hitter/trunk/
16 minor fixes to search_control test bench stvhawes 3287d 10h /open_hitter/trunk/
15 adding in search_control and testbench stvhawes 3288d 14h /open_hitter/trunk/
14 search_item_wrapper bench debugged stvhawes 3294d 11h /open_hitter/trunk/
13 test bench for search_item stvhawes 3297d 15h /open_hitter/trunk/
12 wrapper test for search_item stvhawes 3303d 01h /open_hitter/trunk/
11 multiplex searh item added stvhawes 3303d 17h /open_hitter/trunk/
10 split source files to sime and rtl stvhawes 3317d 16h /open_hitter/trunk/
9 highlevel block diagram added stvhawes 3318d 13h /open_hitter/trunk/
8 sim sequence error fixed, so 20% success -> 100% success for unit test on fpga stvhawes 3318d 15h /open_hitter/trunk/
7 split clock/byte_ready and fix logic stvhawes 3323d 09h /open_hitter/trunk/
6 fixing synthesizable stvhawes 3324d 17h /open_hitter/trunk/
5 fixing synthesizable stvhawes 3324d 22h /open_hitter/trunk/
4 developing ideas around unit test / fpga verification stvhawes 3325d 10h /open_hitter/trunk/
3 developing ideas around unit test / fpga verification stvhawes 3325d 10h /open_hitter/trunk/
2 initial sources, wrappers for regression test harness stvhawes 3336d 12h /open_hitter/trunk/
1 The project and the structure was created root 3338d 07h /open_hitter/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.