OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Updated. dgisselq 2766d 17h /openarty/
46 Sped the UART simulator back up to 1MBaud. dgisselq 2766d 17h /openarty/
45 Updated the flash, and the flash test bench, for Quad I/O read commands. dgisselq 2766d 17h /openarty/
44 Fixed the flash so that it now runs in 1) high speed (41MHz), and 2) that it
doesn't struggle to do read bursts. This should greatly speed up access time.		 dgisselq 2766d 17h /openarty/
43 Cleaned up the CPU memory documentation. dgisselq 2766d 17h /openarty/
42 Fixed up the CPU so that it passes a multiply test bench, in addition to the
CPU test.		 dgisselq 2766d 17h /openarty/
41 Added the CPU test program to the Arty distribution. This works. dgisselq 2766d 17h /openarty/
40 Fixed a problem with the declaration of variables to be volatile. dgisselq 2766d 17h /openarty/
39 Fixes the OLED test so that it runs using the DMA. dgisselq 2766d 17h /openarty/
38 ZipLoad can now load programs to non-reset locations. dgisselq 2766d 17h /openarty/
37 Updated documentation and copyright. dgisselq 2766d 17h /openarty/
36 Lots of changes, see the git changelog for details. dgisselq 2773d 03h /openarty/
35 Added comments and copyright notice. dgisselq 2776d 14h /openarty/
34 These updates bring the distribution along to the point where both the GPS
clock subsecond tracking, as well as the OLEDrgb controller now work.		 dgisselq 2776d 16h /openarty/
33 Fixed the network receive CRC and MAC checking, and added ip-checking and
minimum packet length checking to the receiver.		 dgisselq 2781d 22h /openarty/
32 Brought the CPU to its first working version, to include demo. dgisselq 2783d 01h /openarty/
31 Initial network is now working. Adding CPU control files to repository. dgisselq 2783d 17h /openarty/
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.		 dgisselq 2783d 17h /openarty/
29 Here's the memory pin list, necessary for running Xilinx's Memory Interface
Generator.		 dgisselq 2811d 14h /openarty/
28 Including the updates and corrections from the wbuart32 project. dgisselq 2811d 14h /openarty/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.