OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 418

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4956d 22h /openrisc/
417 ORPSoC re-adding doc automake files, this time not symlinks julius 4959d 19h /openrisc/
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 4959d 19h /openrisc/
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 4959d 19h /openrisc/
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 4960d 15h /openrisc/
413 Fixed to combined bug in the assembler and linker. jeremybennett 4961d 17h /openrisc/
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 4963d 09h /openrisc/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 4963d 21h /openrisc/
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 4964d 21h /openrisc/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 4964d 21h /openrisc/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4965d 09h /openrisc/
407 Update or1ksim version in toolchain script to rc2 julius 4965d 12h /openrisc/
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 4965d 13h /openrisc/
405 ORPmon updates - ethernet driver updates julius 4965d 17h /openrisc/
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 4965d 17h /openrisc/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4966d 15h /openrisc/
402 Further updates to the compiler jeremybennett 4966d 20h /openrisc/
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.
julius 4966d 20h /openrisc/
400 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 4966d 20h /openrisc/
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 4966d 23h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.