URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 72

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
72	Toolchain install script: or1ksim location changed, few tweaks	julius	5201d 02h	/openrisc/
71	ORPSoC board builds, adding readmes	julius	5217d 08h	/openrisc/
70	ORPSoC cycle accurate trace generation now compatible with latest version of Verilator \(3.800\) - This will break VCD generation on systems which earlier verilator versions\!	julius	5221d 13h	/openrisc/
69	ORPSoC xilinx ml501 board update - added ethernet eupport and software test	julius	5221d 14h	/openrisc/
68	Fixed up a couple of Makefile things in ORPSoCv2	julius	5224d 06h	/openrisc/
67	New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory	julius	5224d 09h	/openrisc/
66	Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software.	julius	5244d 07h	/openrisc/
65	ORPSoCv2 update: or1200_defines DVRDCR value, verilog testbench uart decoder fix	julius	5248d 13h	/openrisc/
64	Trying to fix the system c model jtagsc.h checkout problem, also removed dependency generation in the system c modules makefile.	julius	5251d 08h	/openrisc/
63	Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores.	julius	5261d 05h	/openrisc/
62	This material is part of the separate website downloads directory.	jeremybennett	5272d 08h	/openrisc/
61	The build directory should not be part of the SVN configuration.	jeremybennett	5272d 09h	/openrisc/
60	Mark Jarvin's patches to support Mac OS X (Snow Leopard).	jeremybennett	5279d 02h	/openrisc/
59	Toolchain install script gcc patch change and gdb configure change	julius	5300d 02h	/openrisc/
58	ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up	julius	5303d 01h	/openrisc/
57	ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words	julius	5308d 05h	/openrisc/
56	adding generic pll model to orpsoc	julius	5316d 07h	/openrisc/
55	Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk	julius	5318d 21h	/openrisc/
54	wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist	julius	5329d 04h	/openrisc/
53	Fixed incorrect commandline option for ORPSoC and main makefile setting	julius	5347d 05h	/openrisc/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] - Rev 72

Filtering Options