OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 126

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 More explanation of l.xori. jeremybennett 5100d 16h /openrisc/trunk/
125 Update to specification of l.xori. jeremybennett 5100d 23h /openrisc/trunk/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5101d 12h /openrisc/trunk/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5101d 16h /openrisc/trunk/
122 Added l.ror and l.rori with associated tests. jeremybennett 5102d 12h /openrisc/trunk/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5102d 12h /openrisc/trunk/
120 Documents exception generation by l.jalr and l.jr jeremybennett 5102d 12h /openrisc/trunk/
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5103d 00h /openrisc/trunk/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5103d 09h /openrisc/trunk/
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5105d 12h /openrisc/trunk/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5105d 12h /openrisc/trunk/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5106d 12h /openrisc/trunk/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5106d 13h /openrisc/trunk/
113 Updates to exception handling for l.add and l.div jeremybennett 5107d 12h /openrisc/trunk/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5107d 12h /openrisc/trunk/
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5107d 17h /openrisc/trunk/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5108d 13h /openrisc/trunk/
109 or_debug_proxy does signals with signals, just ignores signals julius 5108d 21h /openrisc/trunk/
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5110d 12h /openrisc/trunk/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5110d 13h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.