OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 195

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
195 Adding linux and uClibc paths back for patches, updated gnu-src build script making newlib an option (off by deafult) julius 5078d 12h /openrisc/trunk/
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5079d 05h /openrisc/trunk/
193 Record changes to initfini.c jeremybennett 5079d 05h /openrisc/trunk/
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5079d 05h /openrisc/trunk/
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5079d 06h /openrisc/trunk/
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5079d 11h /openrisc/trunk/
189 Fuller explanation of the build script given. jeremybennett 5079d 11h /openrisc/trunk/
188 More rigorous testing of options. jeremybennett 5079d 12h /openrisc/trunk/
187 Or1200 sprs FPU update julius 5081d 05h /openrisc/trunk/
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5081d 08h /openrisc/trunk/
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5081d 09h /openrisc/trunk/
184 Fix the UART version of newlib. jeremybennett 5082d 13h /openrisc/trunk/
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5083d 05h /openrisc/trunk/
182 Removed redundant code. jeremybennett 5083d 05h /openrisc/trunk/
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5083d 08h /openrisc/trunk/
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5083d 08h /openrisc/trunk/
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5083d 08h /openrisc/trunk/
178 Fixes a bug in prologue recognition without frame pointer. jeremybennett 5083d 08h /openrisc/trunk/
177 Specified CPU type for or32, corrected templates for or32-*-elf*. Corrected specs in or32.h, added init and fini. Added support for newlib, including -mor32-newlib and -mor32-newlib-uart options. jeremybennett 5083d 08h /openrisc/trunk/
176 Removing empty and redundant directory. jeremybennett 5088d 09h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.