OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 379

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
379 Linux-2.6.34 patch update - ethernet stability fix and USB host (ohs900) startup device detect improvement julius 5000d 04h /openrisc/trunk/
378 Adding gcc-4.5.1 patches to enable kernel to build again julius 5000d 08h /openrisc/trunk/
377 gcc-4.5.1/gcc/config/or32/or32.c:
Swap INTVAL for REGNO in or32_legitimate_address_p fixing 64-bit
machine build errors.		 julius 5000d 23h /openrisc/trunk/
376 Adding handling cases for RSP queries seen from new gdb-7.2 in RSP servers in
or1ksim and or_debug_proxy.

Adding ChangeLog to or_debug_proxy		 julius 5005d 11h /openrisc/trunk/
375 ORPmon update for compatibility with OR toolchain 1.0rc1 julius 5006d 04h /openrisc/trunk/
374 ORPSoCv2 adding some files forgotten from last checkin julius 5006d 04h /openrisc/trunk/
373 ORPSoCv2 software update for compatibility with OR toolchain 1.0 julius 5006d 04h /openrisc/trunk/
372 Toolchain install script uClibc variable update julius 5006d 07h /openrisc/trunk/
371 Toolchain install script binutils commented out fix julius 5006d 07h /openrisc/trunk/
370 Toolchain install script uclibc url fix julius 5006d 07h /openrisc/trunk/
369 Toolchain build script binutils path fix julius 5006d 08h /openrisc/trunk/
368 Toolchain script: adding sim url path julius 5006d 08h /openrisc/trunk/
367 Fixup 1.0 release script julius 5006d 08h /openrisc/trunk/
366 Version 1.0 toolchain script commit julius 5006d 08h /openrisc/trunk/
365 Linux-2.6.34 patch update with updated USB ohs900 host julius 5009d 03h /openrisc/trunk/
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.		 julius 5018d 02h /openrisc/trunk/
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.		 julius 5018d 11h /openrisc/trunk/
362 ORPSoCv2 verilator building working again. Board build fixes to follow julius 5019d 21h /openrisc/trunk/
361 OPRSoCv2 - adding things left out in last check-in julius 5020d 01h /openrisc/trunk/
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5020d 02h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.