OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] - Rev 440

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4939d 09h /openrisc/trunk/or1ksim/autom4te.cache/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4949d 14h /openrisc/trunk/or1ksim/autom4te.cache/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4957d 22h /openrisc/trunk/or1ksim/autom4te.cache/
233 New softfloat FPU and testfloat sw for or1ksim julius 5058d 10h /openrisc/trunk/or1ksim/autom4te.cache/
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5061d 16h /openrisc/trunk/or1ksim/autom4te.cache/
202 Adding executed log in binary format capability to or1ksim julius 5074d 19h /openrisc/trunk/or1ksim/autom4te.cache/
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5280d 18h /openrisc/trunk/or1ksim/autom4te.cache/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5493d 01h /openrisc/trunk/or1ksim/autom4te.cache/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.