OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] - Rev 797

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
797 testsuite: kill test processes that timeout pgavin 4417d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
792 Added a MAINTAINERS file.

012-04-07 Jeremy Bennett <jeremy.bennett@embecosm.com>

* MAINTAINERS: Added.
* configure: Regenerated.
* configure.ac: Updated version.
jeremybennett 4438d 01h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
787 Patch from R Diez to zero R0 on startup. ChangeLog from testsuite/test-code-or1k:

2012-03-23 Jeremy Bennett <jeremy.bennett@embecosm.com>

Patch from R Diez <rdiezmail-openrisc@yahoo.de>

* cache/cache-asm.S, cfg/cfg.S, except-test/except-test-s.S,
* except/except.S, ext/ext.S, flag/flag.S, fp/fp.S,
* inst-set-test/inst-set-test.S, int-test/int-test.S,
* mc-common/except-mc.S, uos/except-or32.S: Clear R0 on
start-up. There is no guarantee that R0 is hardwired to zero, and
indeed it is not when simulating the or1200 Verilog core.
* configure: Regenerated.
* configure.ac: Updated version.
jeremybennett 4453d 00h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
784 Patch from R Diez to ensure DejaGnu handles errors better. Autoconf infrastructure all updated.

2012-03-21 Jeremy Bennett <jeremy.bennett@embecosm.com>

Patch from R Diez <rdiezmail-openrisc@yahoo.de>

* Makefile.am: Add AM_RUNTESTFLAGS to trigger correct error
behaviour.
jeremybennett 4454d 15h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4673d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
556 or1ksim - added performance counters unit and test for it. julius 4743d 15h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4771d 20h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4782d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
510 Updates for release 0.5.1rc1. jeremybennett 4802d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4803d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4845d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4869d 01h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4896d 00h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
458 or1ksim testsuite updates julius 4897d 05h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4905d 19h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4916d 19h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4923d 15h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4932d 10h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4935d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
433 New single program interrupt test programs. jeremybennett 4936d 18h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.