OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sim/] - Rev 542

Filtering Options

Rev	Log message	Author	Age	Path
542	ORPSoC scripts cleanup. Now centralised. Documentation updated for ml501's SPI programming, noting issues with ISE12.	julius	4762d 13h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
492	ORPSoC VPI interface for modelsim and documentation update	julius	4849d 21h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
475	ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0.	julius	4887d 23h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
468	ORPSoC update: Added USER_ELF and USER_VMEM options to reference design simulation scripts. Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path ML501's board.h bootrom default now boot from SPI	julius	4893d 00h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
449	ORPSoC - or1200_monitor.v additions enabling new experimental execution checks. Replace use of "clean-all" with "distclean" as make rule to clean things.	julius	4919d 14h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
411	Improved ethmac testbench and software. Renamed some OR1200 library functions to be more generic. Fixed bug with versatile_mem_ctrl for Actel board. Added ability to simulate gatelevel modules alongside RTL modules in board build.	julius	4958d 20h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
408	ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too.	julius	4960d 08h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.