OpenCores
URL https://opencores.org/ocsvn/pit/pit/trunk

Subversion Repositories pit

[/] [pit/] [trunk/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Minor change to add parameter to pit instance rehayes 5224d 23h /pit/trunk/
18 Traded 16 data registers for 3 address registers when wait states are enabled. rehayes 5225d 02h /pit/trunk/
17 Change WISHBONE ack signal so no output is generated when wait states are enabled and the bus transaction is terminated in the first cycle. rehayes 5238d 22h /pit/trunk/
16 Added master error counter variable, added simulation timout limit rehayes 5350d 01h /pit/trunk/
15 Fix blocking assigment rehayes 5378d 02h /pit/trunk/
14 Cosmetic update, changed no-blocking assigment to blocking assigment rehayes 5446d 23h /pit/trunk/
13 Update to rev 0.3, added SINGLE_CYCLE parameter rehayes 5477d 03h /pit/trunk/
12 Fixed for single cycle reads rehayes 5477d 22h /pit/trunk/
11 Changed read task to capture data at rising edge of clock rehayes 5477d 22h /pit/trunk/
10 Added SINGLE_CYCLE parameter for WISHBONE bus cycles rehayes 5479d 01h /pit/trunk/
9 fix problem with wb_wacc signal. Old method allowed data to be clocked into register twice. rehayes 5484d 18h /pit/trunk/
8 Fix ack signal in testbench rehayes 5484d 19h /pit/trunk/
7 Reflection of minor corrections rehayes 5489d 01h /pit/trunk/
6 Reflection of minor corrections rehayes 5489d 01h /pit/trunk/
5 rehayes 5526d 21h /pit/trunk/
4 Initial Release March 14, 2009 - Bob Hayes rehayes 5526d 21h /pit/trunk/
3 Initial Release March 14, 2009 - Bob Hayes rehayes 5526d 22h /pit/trunk/
2 Initial Release March 14, 2009 - Bob Hayes rehayes 5526d 22h /pit/trunk/
1 The project was created and the structure was created root 5527d 13h /pit/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.