OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 - updated assembler plus sample files robfinch 3682d 14h /rtf65002/
38 - updated to support the 65c816 opcodes robfinch 3682d 14h /rtf65002/
37 - latest documentation robfinch 3831d 10h /rtf65002/
36 - missing TRB/TSB instructions in 32 bit mode added robfinch 3831d 10h /rtf65002/
35 - several bug fixes
- mul,mod,div immediates mode than 8 bits
- page two opcode fix on cache miss
- setting upper pc bits in emulation mode (store)		 robfinch 3878d 02h /rtf65002/
34 - latest bootrom.asm
- and assembler		 robfinch 3888d 16h /rtf65002/
33 - most recent docs robfinch 3888d 16h /rtf65002/
32 - many changes
- new instructions
- code reorganization		 robfinch 3888d 16h /rtf65002/
31 - miscellaneous updates
- unimplemented instruction vector
-		 robfinch 3898d 14h /rtf65002/
30 - added additional branches
- modified the pc increment
- modified interrupts, all vector through BRK
- registered some decodes
- added SUPPORT macros to allow core trimming		 robfinch 3898d 14h /rtf65002/
29 - updated assembler, increased instruction support robfinch 3904d 09h /rtf65002/
28 - updated bootrom, robfinch 3904d 10h /rtf65002/
27 - most recent doc robfinch 3905d 16h /rtf65002/
26 - latest bootrom.asm
- fixes to assembler		 robfinch 3905d 16h /rtf65002/
25 - add EXEC and ATNI instructions
- fix store byte zero page indexed
- fix break instruction		 robfinch 3905d 16h /rtf65002/
24 - fixes to assembler robfinch 3911d 14h /rtf65002/
23 - added subtract immediate from sp
- added stack relative addressing mode
- added move positive, move negative instructions
- fix: TSA instruction		 robfinch 3911d 14h /rtf65002/
22 - fix indirect load robfinch 3913d 04h /rtf65002/
21 - config processor mode on reset
- D flag flags extended precision for add/sub
- added software interrupt call facility
- unimplmented opcode vectoring
- bus error signal support
- merge load states to reduce core size
- zero out ir during interrupt		 robfinch 3913d 09h /rtf65002/
20 - greater separation of emulation and native mode in source code
- fix instruction buffer fetch for non-cached accesses
- fix the sta (d),y instruction		 robfinch 3914d 15h /rtf65002/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.