URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] - Rev 59

Rev	Log message	Author	Age	Path
59	Control path request and data are register now for better FPGA timing	dinesha	4496d 06h	/sdr_ctrl/
58	Read Data is register on RD_FAST=0 case	dinesha	4496d 06h	/sdr_ctrl/
57	Synthesis constraints are added	dinesha	4496d 20h	/sdr_ctrl/
56	FPGA Synth optimisation	dinesha	4496d 21h	/sdr_ctrl/
55	FPGA Synthesis timing optimisation	dinesha	4496d 21h	/sdr_ctrl/
54	FPGA Timing Optimisation	dinesha	4499d 19h	/sdr_ctrl/
53	Test bench upgradation	dinesha	4500d 19h	/sdr_ctrl/
52	Documentation update for request control and transfer control block	dinesha	4500d 20h	/sdr_ctrl/
51	FPGA relating timing optimisation done	dinesha	4500d 20h	/sdr_ctrl/
50	Bug fix the request length is fixe	dinesha	4503d 00h	/sdr_ctrl/
49	clean up	dinesha	4503d 23h	/sdr_ctrl/
48	top-level cleanup	dinesha	4503d 23h	/sdr_ctrl/
47	SDRAM bus converter bug fix and top-level signal clean up	dinesha	4503d 23h	/sdr_ctrl/
46	test bench upgrade + rtl cleanup	dinesha	4506d 00h	/sdr_ctrl/
45	RTL clean up and logic seperation done from sdram bus converter and request generator	dinesha	4506d 04h	/sdr_ctrl/
44	SDRAM data path logic is modified to support 4 command line pipe line of different bank	dinesha	4508d 02h	/sdr_ctrl/
43	Test bench automation to handle differ write/read burst sequence is supported now	dinesha	4508d 04h	/sdr_ctrl/
42	Bug fix in read access is fixed	dinesha	4508d 04h	/sdr_ctrl/
41	Updated Spec ver 0.1 is added back to svn	dinesha	4508d 05h	/sdr_ctrl/
40	Application layer Fifo full conditional are register now to synth timing fixes	dinesha	4508d 22h	/sdr_ctrl/