OpenCores
URL https://opencores.org/ocsvn/simpcon/simpcon/trunk

Subversion Repositories simpcon

[/] [simpcon/] [trunk/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 New directory structure. root 5569d 14h /simpcon/trunk/
25 clearification of simple read timing martin 6052d 05h /trunk/
24 remived JOP library references martin 6106d 05h /trunk/
23 no message martin 6108d 07h /trunk/
22 update with Austrochip paper content and VHDL file descriptions martin 6112d 20h /trunk/
21 VHDL update martin 6112d 21h /trunk/
20 VHDL update martin 6112d 23h /trunk/
19 moved to JOP handbook martin 6112d 23h /trunk/
18 update from JOP martin 6285d 22h /trunk/
17 SimpCon - Wishbone bridge martin 6736d 06h /trunk/
16 Minimum SimpCon IO example martin 6736d 06h /trunk/
15 ISA bus example (used to connect the CS8900 Ethernet chip) martin 6736d 06h /trunk/
14 renamed to scio_min.vhd martin 6736d 06h /trunk/
13 no message martin 6745d 10h /trunk/
12 more IO examples martin 6759d 09h /trunk/
11 no message martin 6759d 09h /trunk/
10 Removed Flash ports martin 6764d 01h /trunk/
9 Generic decoding and data mux martin 6765d 11h /trunk/
8 Test IO slave and simple IO top martin 6765d 13h /trunk/
7 Changed signal names to use the names from the specification. martin 6767d 05h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.