URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] - Rev 120

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
120	clean up componentGenerators names and directories sim + lint now synthesis TestBench	jt_eaton	4239d 20h	/socgen/trunk/tools/
119	moved copyright files into /verilog changed cde copyright to apache from gplv3 split out tools into separate subdirectories changed design.xml files to socgen: namespace	jt_eaton	4274d 15h	/socgen/trunk/tools/
118	optimized gen_verilog added padring support added configuration support added jtag sims added accellera candidate bus defs	jt_eaton	4310d 00h	/socgen/trunk/tools/
117	added yellow pages tools	jt_eaton	4337d 19h	/socgen/trunk/tools/
116	added build_header now use build_register for all spr components resynced or1200 code back to use orbuild toolchain	jt_eaton	4372d 16h	/socgen/trunk/tools/
115	split or1200_cpu up into all ip-xact components removed dead files	jt_eaton	4416d 20h	/socgen/trunk/tools/
114	moved or1200 connectivity out of verilog and into ip-xact added or1200_boot block removed force of 00 on lowest iwb_addr bits	jt_eaton	4428d 20h	/socgen/trunk/tools/
113	started refactoring or1200	jt_eaton	4434d 12h	/socgen/trunk/tools/
112	added more test sims removed unneeded files	jt_eaton	4444d 01h	/socgen/trunk/tools/
110	split out more ip-xact components added sw sources	jt_eaton	4457d 17h	/socgen/trunk/tools/
107	added designCfg files to all modules	jt_eaton	4462d 02h	/socgen/trunk/tools/
106	checked in orp_soc project step 2	jt_eaton	4467d 19h	/socgen/trunk/tools/
104	fixed search in preprocessor script added initial orp_soc project	jt_eaton	4472d 16h	/socgen/trunk/tools/
103	added user guide resynced to local repository	jt_eaton	4492d 16h	/socgen/trunk/tools/
101	Added new designs for minsoc release candidate convert tool set to parse proper ip-xact THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT	jt_eaton	4555d 13h	/socgen/trunk/tools/
100	created workspace prroject=fpga_mrisc for single compile general cleanup	jt_eaton	4567d 21h	/socgen/trunk/tools/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4610d 14h	/socgen/trunk/tools/
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4646d 19h	/socgen/trunk/tools/
96	hierConnections now create ports	jt_eaton	4720d 15h	/socgen/trunk/tools/
95	added first cut at busdefs added clock reset enable pads and jtag_rpc	jt_eaton	4729d 13h	/socgen/trunk/tools/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] - Rev 120

Filtering Options