OpenCores
URL https://opencores.org/ocsvn/spdif_interface/spdif_interface/trunk

Subversion Repositories spdif_interface

[/] [spdif_interface/] [trunk/] [rtl/] - Rev 73

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 New directory structure. root 5562d 09h /spdif_interface/trunk/rtl/
72 Code beautification gedra 6077d 23h /trunk/rtl/
70 Fix: Include MSB of address bus in register strobe generation gedra 7006d 04h /trunk/rtl/
69 Fix: Could not read TxChStat register. gedra 7006d 04h /trunk/rtl/
68 evt_hsbf and evt_lsbf signals stayed high too long gedra 7006d 04h /trunk/rtl/
62 Cleaned up synthesis warnings. gedra 7256d 00h /trunk/rtl/
59 SPDIF transmitter top level. gedra 7257d 01h /trunk/rtl/
58 Fixed bug. gedra 7257d 01h /trunk/rtl/
57 Added component. gedra 7257d 01h /trunk/rtl/
56 Transmitter SPDIF encoder. gedra 7257d 01h /trunk/rtl/
53 Fixed bug. gedra 7259d 01h /trunk/rtl/
52 Changed address of channel status buffers. gedra 7259d 01h /trunk/rtl/
49 Changed write signal for status buffers. gedra 7262d 00h /trunk/rtl/
48 Added new components. gedra 7262d 00h /trunk/rtl/
47 Transmitter channel status buffer. gedra 7262d 00h /trunk/rtl/
46 Transmitter version register. gedra 7262d 01h /trunk/rtl/
45 Transmitter component declarations. gedra 7263d 00h /trunk/rtl/
44 Transmitter Wishbone bus cycle decoder. gedra 7263d 00h /trunk/rtl/
42 Fixed bug with lock event generation. gedra 7264d 01h /trunk/rtl/
39 Bug-fix. gedra 7265d 02h /trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.