OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] - Rev 332

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
332 mcs2x tests arniml 521d 00h /t48/
331 release 1.3 arniml 521d 06h /t48/
330 add t8021 arniml 521d 06h /t48/
329 start work on t2x arniml 522d 00h /t48/
328 prepare 1.3 arniml 524d 02h /t48/
327 update integration manual arniml 524d 23h /t48/
326 refine status_q update arniml 525d 04h /t48/
325 experimental upi41_db_bus variant with asynchronous master interface arniml 525d 10h /t48/
324 enhance access timing in test bench arniml 525d 10h /t48/
323 - prevent change when master reads status
- relax master access timing
arniml 526d 09h /t48/
322 hold db_dir_o during entire access arniml 528d 01h /t48/
321 improve compatibility with modelsim and ghdl arniml 528d 23h /t48/
320 improve in test arniml 528d 23h /t48/
319 - add dma test
- update dma logic
arniml 531d 01h /t48/
318 t8042ah synth, fix warnings arniml 531d 05h /t48/
317 implement dma logic arniml 531d 06h /t48/
316 doc arniml 531d 10h /t48/
315 fix upi master interrupt enables, rectify p2 tests arniml 532d 07h /t48/
314 upi: remove include generics arniml 532d 10h /t48/
313 - implement flags/master interrupt
- add related test
arniml 533d 01h /t48/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.